MOSFET - Power, Single N-Channel, STD Gate, DUAL COOL® DFN8 5x6

60 V, 1.5 mΩ, 238 A

NTMFSC1D6N06C

$V_{(BR)DSS}$	$R_{DS(ON)}$ MAX	I_D MAX
60 V	1.5 mΩ @ 10 V	238 A

Features

- Advanced Dual−sided Cooled Packaging
- Low $R_{DS(on)}$ to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb−Free and are RoHS Compliant

Applications

- Synchronous Rectifier
- DC−DC Conversion
- Oring FET and Load Switching



N−CHANNEL MOSFET





DFN8 5x6
DUAL COOL
CASE 506EG

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain−to−Source Voltage		V_{DSS}	60	V
Gate−to−Source Voltage		V_{GS}	±20	V
Continuous Drain Current	T_C = 25°C	I_D	238	A
	T_C = 100°C		168	
Power Dissipation	T_C = 25°C	P_D	166	W
Continuous Drain Current $R_{\theta JA}$	T_A = 25°C	I_{DA}	36	A
Power Dissipation $R_{\theta JA}$		P_{DA}	3.9	W
Continuous Drain Current $R_{\theta JA}$	T_A = 100°C	I_{DA}	26	A
Power Dissipation $R_{\theta JA}$		P_{DA}	1.9	W
Pulsed Drain Current	T_C = 25°C, t_p = 100 μs	I_{DM}	676	A
Operating Junction and Storage Temperature Range		T_J, T_{stg}	−55 to +175	°C
Continuous Source−Drain Current (Body Diode)		I_S	209	A
Single Pulse Avalanche Energy (I_{PK} = 62 A)		E_{AS}	192	mJ
Lead Temperature for Soldering Purposes (1/8″ from case for 10 s)		T_L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. Surface−mounted on FR4 board using a 650 mm^2, 2 oz. Cu pad.
3. E_{AS} of 192 mJ is based on started T_J = 25°C, I_{AS} = 62 A, V_{DD} = 48 V, V_{GS} = 10 V, 100% avalanche tested.

MARKING DIAGRAM



3T	= Specific Device Code
A	= Assembly Location
Y	= Year
WW	= Work Week
ZZ	= Assembly Lot Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction−to−Case (Bottom)	$R_{\theta JC}$	0.9	°C/W
Thermal Resistance, Junction−to−Case (Top)	$R_{\theta JC}$	1.4	
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	39	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain−to−Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS} = 0 V, I_D = 250 μA	60			V
Drain−to−Source Breakdown Voltage Temperature Coefficient	$\Delta V_{(BR)DSS}/\Delta T_J$	I_D = 250 μA, Referenced to 25°C		25		mV/°C
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 60 V, T_J = 25°C			10	μA
		V_{DS} = 60 V, T_J = 125°C			250	
Gate−to−Source Leakage Current	I_{GSS}	V_{DS} = 0 V, V_{GS} = 20 V			100	nA
ON CHARACTERISTICS						
Drain−to−Source On Resistance	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 50 A		1.2	1.5	mΩ
Gate Threshold Voltage	$V_{GS(TH)}$	V_{GS} = V_{DS}, I_D = 250 μA	2.0		4.0	V
Gate Threshold Voltage Temperature Coefficient	$\Delta V_{GS(TH)}/\Delta T_J$	V_{GS} = V_{DS}, I_D = 250 μA		−6.7		mV/°C
Forward Transconductance	g_{FS}	V_{DS} = 5 V, I_D = 50 A		161		S
CHARGES, CAPACITANCES & GATE RESISTANCE						
Input Capacitance	C_{ISS}	V_{GS} = 0 V, V_{DS} = 30 V, f = 1 MHz		4860		pF
Output Capacitance	C_{OSS}			2800		
Reverse Transfer Capacitance	C_{RSS}			40		
Output Charge	Q_{OSS}			128		nC
Total Gate Charge	$Q_{G(TOT)}$	V_{GS} = 10 V, V_{DD} = 30 V, I_D = 50 A		65		
Threshold Gate Charge	$Q_{G(TH)}$			13		
Gate−to−Source Charge	Q_{GS}			22		
Gate−to−Drain Charge	Q_{GD}			11		
Gate Plateau Voltage	V_{GP}			4.6		V
Gate Resistance	R_G	f = 1 MHz		2		Ω
SWITCHING CHARACTERISTICS						
Turn−On Delay Time	$t_{d(ON)}$	Resistive Load, V_{GS} = 0/10 V, V_{DD} = 30 V, I_D = 50 A, R_G = 2.5 Ω		26		ns
Rise Time	t_r			8		
Turn−Off Delay Time	$t_{d(OFF)}$			50		
Fall Time	t_f			9		
SOURCE−TO−DRAIN DIODE CHARACTERISTICS						
Forward Diode Voltage	V_{SD}	V_{GS} = 0 V, I_S = 50 A, T_J = 25°C		0.84	1.2	V
		V_{GS} = 0 V, I_S = 50 A, T_J = 125°C		0.70		
Reverse Recovery Time	t_{RR}	V_{GS} = 0 V, I_S = 50 A dI/dt = 100 A/μs, V_{DD} = 30 V		82		ns
Charge Time	t_a			41		
Discharge Time	t_b			41		
Reverse Recovery Charge	Q_{RR}			139		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance vs. Gate Voltage



Figure 4. On−Resistance vs. Drain Current



Figure 5. Normalized ON Resistance vs. Junction Temperature



Figure 6. Drain Leakage Current vs. Drain Voltage

TYPICAL CHARACTERISTICS



Figure 7. Capacitance Characteristics



Figure 8. Gate Charge Characteristics



Figure 9. Resistive Switching Time Variation vs. Gate Resistance



Figure 10. Diode Forward Characteristics



Figure 11. Safe Operating Area (SOA)



Figure 12. Avalanche Current vs. Pulse Time (UIS)

TYPICAL CHARACTERISTICS



Figure 13. IDM vs. Pulse Width



Figure 14. Transient Thermal Response

ORDERING INFORMATION

Device	Device Marking	Package	Shipping†
NTMFSC1D6N06CTWG	3T	DFN8 5x6 (Pb−Free/Halogen Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



DFN8 5x6.15, 1.27P, DUAL COOL
CASE 506EG
ISSUE D

DATE 25 AUG 2020











*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.85	0.90	0.95
A1	-	-	0.05
A2	-	-	0.05
b	0.31	0.41	0.51
b1	0.21	0.31	0.41
c	0.20	0.25	0.30
D	4.90	5.00	5.10
D1	4.80	4.90	5.00
D2	3.67	3.82	3.97
D3	2.60 REF		
D4	0.86 REF		
E	6.05	6.15	6.25
E1	5.70	5.80	5.90
E2	3.38	3.48	3.58
E3	3.30 REF		
E4	0.50 REF		
E5	0.34 REF		
E6	0.30 REF		
E7	0.52 REF		
e	1.27 BSC		
1/2e	0.635 BSC		
K	1.30	1.40	1.50
L	0.56	0.66	0.76
L1	0.52	0.62	0.72
Θ	0°	---	12°

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	**98AON84257G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**DFN8 5x6.15, 1.27P, DUAL COOL**	**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales